









# DIGITAL SYNTHESIZER DS 2


MODEL DS 2			REVISION
DATE	DRAWN BY	DESIGNED BY	DATE
27.1.76	V. Vukobratovic	M. Jovanovic	

BOARD	INTEGRATED CIRCUITS	BOARD	INTEGRATED CIRCUITS
P-431	IC1 4005	P-434	IC2 74175
#	IC2-IC3 404200	#	IC2 74174
#	IC4-IC5 404200	#	IC2-IC3 7400
P-432	IC1 824170	#	IC2 74175
#	IC2 824170	#	IC2-IC3 741
#	IC3 824170	P-435	IC1-IC2 741
#	IC4 7400	#	IC2 741
#	IC5 74100	#	IC2 1458
#	IC6 7400	#	IC3 4520
#	IC7 74100	#	IC4 4070
#	IC8 7400	#	IC5 4010
#	IC9 7400	#	IC6 4000
#	IC10 7400	#	IC7 4000
P-433	IC1-IC2 40010A	#	IC8 4070
#	IC3-IC4 1458	#	IC9 4010
#	IC5 40100	#	IC10 7400
P-434	IC1 7400	#	IC11 4000



notes: \*THE OSCILLATOR IS DIFFERENT FROM OSCILLATOR 1 IN THAT THE VALUE OF \*FIX RESISTOR IS 20K OHM.  
 \*TWO RESISTOR WITH PRIMER VALUE ARE ADD WHAT IS ONLY RESISTOR WITH \*METAL LAYER AND SERVICE WITH 1% TOLERANCE  
 \*


MODEL 057		REVISION	
DATE	DRAWN BY	DESIGNED BY	DATE
11/17/78	C. V. ...	A. G. ...	04/11



P.446


DWG3

MODEL DS1-DS2			REVISION	
SCHEMA H				
DATE	DRAWN BY	DESIGNED BY	DATE	
	<i>Tipote</i>	<i>N. S. ...</i>		



MODEL: DS1-DS2			REVISION	
SCHEMA I				
DATE	DRAWN BY	DESIGNED BY	DATE	
	<i>S. Spoliti</i>	<i>R. Brian</i>		


DWG8



PIN	REFERENCE J2	PIN	REFERENCE J1
1	OUT ADSR VCF	1	+12V
2	" " "	2	-12V
3	" " "	3	R POT.
4	+5V	4	S POT.
5	R POT.	5	GND
6	S POT.	6	"
7	GND	7	"
8	"	8	"
9	"	9	D POT.
10	"	10	A POT.
11	D POT.	11	GATE
12	A POT.	12	OUT ADSR VCA


MODEL		DS2	REVISION	
DATE		DRAWN BY	DESIGNED BY	DATE
		<i>[Signature]</i>	<i>[Signature]</i>	

P-440



MODEL DS1-DS2 SCHEMA L			REVISION		
DATE	DRAWN BY <i>Hopkins</i>	DESIGNED BY <i>R. Brian</i>	DATE		




P. 440





PIN	REFERENCE J1	PIN	REFERENCE J2
1	+12V	1	OUT ADSR VCF
2	-12V	2	
3	R POT	3	
4	S POT	4	+5V
5	GND	5	R POT
6	GND	6	S POT
7	GND	7	GND
8	GND	8	GND
9	D POT	9	GND
10	A POT	10	GND
11	GATE	11	D POT
12	OUT ADSR VCA	12	A POT

MODEL DS DS		REVISION		
SCHEMA L				
DATE	DRAWN BY	DESIGNED BY	DATE	
	<i>Impolito</i>	<i>R. Brian</i>		






P-445




MODEL DS2 SCHEMA M		REVISION		
DATE	DRAWN BY <i>Bordman</i>	DESIGNED BY <i>R. Brown</i>	DATE	






P-443

MODEL DS2 SCHEMAN		REVISION			
DATE	DRAWN BY	DESIGNED BY	DATE		
	Borden's	R. Brown			





PIN	REFERENCE J1	PIN	REFERENCE J2	PIN	REFERENCE J3
1	-5.6V	1	GND	1	ADSR YCA
2	CUTOFF POT	3	RESON CENTR.	2	MODULAT INPUT
3	GND	4	POLY	3	-12V
4	MODULAT INPUT	5	NOISE	4	+12V
5	ADSR YCF	6	OSC 1	5	GND
6	KT SW TA	7	OSC 2	6	GND
7	RESONANCE LATEN.	8		7	OUT VOL GEN
8	GND			8	INPUT HEAD PH
				9	GND
				10	OUT HEAD PH




PIN	REFERENCE J1	PIN	REFERENCE J2
1	SE. LFO1	1	STAIRCASE
2	SE. LFO1	2	"
3	QUADRA LFO1	3	SeH
4	FC LFO1	4	LED LFO2
5	-12V	5	FC LFO 2
6	TRI. LFO1	6	QUADRA LFO 2
7	GND	7	TRI. LFO 2
8	"	8	FC LFO 2
9	"		
10	LED LFO1		
11	FC LFO1		
12	+12V		


MODEL DS2		SCHEMA N		REVISION			
DATE	DRAWN BY	DESIGNED BY	DATE				
	<i>Pondani G.</i>	<i>R. Brown</i>					



5K LIN




10K LIN



5K LIN




22K LOG




P-445





22K LOG



MODEL	DS2 SCHEMA M	REVISION			
DATE	DRAWN BY <i>Borden G.</i>	DESIGNED BY <i>R. Brown</i>	DATE		



MODEL	DS2 SCHEMA Q	REVISION		
DATE	DRAWN BY V. ...	DESIGNED BY R. ...	DATE	



PIN	REFERENCE	J1
1	+12V	
2	OUT LFO1 or LFO2 WITH DELAY	
3	PIN 6	741
4	-12V	
5	GND	
6	"	
7	"	
8	INP. LFO1 or LFO2	
9	" "	" "
10	" "	" "

MODEL	DS2 SCHEMA Q		REVISION		
DATE	DRAWN BY	DESIGNED BY	DATE		
	<i>Bardain</i>	<i>R. Brown</i>			

748  
A


100K RV1

748  
B

BC109B

LM  
307




P-439




P-439

MODEL DS1 DS2 SCHEMA 0			REVISION		
DATE	DRAWN BY	DESIGNED BY	DATE		
	Bordoni G.	R. Bravi			






EACH SAWTOOTH IS GENERATED ACCORDING WITH THE C DIAGRAM USING MRF4727 SECTIONS AS DIVIDERS.



MODEL: 052 SCHEMA R		REVISION:	
DATA: 27 1 78	DRAWN BY: f. Bordini	DESIGNED BY: R. Brani	DATE:



P-449



MODEL	DS 2 SCHEMA P	REVISION			
DATE	DRAWN BY <i>Bondar G.</i>	DESIGNED BY <i>R. Ivan</i>	DATE		

LM  
326

P-449



MODEL		DS2 SCHEMA P	REVISION		
DATE	DRAWN BY	DESIGNED BY	DATE		
	Bordani G.	R. Bravi			